System on chip (SoC) is generally referred to as the integration of software and silicon hardware which are designed to perform certain functions for various applications like smart phones, digital television etc. Network-On-Chip (NoC) can be seen as the novel communication mechanism that can be adopted for utilization with SoC. Router plays a very important role for NoC.
Research Methodology and Implementation
The principal objective of the research is to improve the Quality of Service (QoS) in NoC architecture. In proposed work QoS parameter like throughput and latency has considered to improve QoS. A novel NoC architecture will be designed which is the aid in improving QoS. Virtual Output Queuing method [6] with signaling approached has introduced. Various network topologies will be employed, and QoS parameters like throughput and latency are analyzed. The Figure 1 shows the proposed scheme-flow diagram. It considers the VOQ signaling scheme that depends on router architecture for NoC. Figure 2 shows the arrangement of sixteen cores and routers in a 4×4 mesh topology [7] . The 2D mesh topology of Network-On-Chip (NoC) consists of IP core, routers, Network interfaces and links. In NoC each core is linked to a switch by a network interface. The purpose of a network interface is to define how data packets are formatted for transmission and routing. Routers direct data over several links and the links connect switches with network interfaces. In proposed work Virtual Output Queuing signaling scheme has introduced. So that the efficiency of the mapping between IP cores is enhanced and better QoS will established. This communication technique helps to achieve a lesser value of average latency of packets along with an augmented value of maximum throughput. Routing algorithm is a key factor for improving the network efficiency. Adaptive routing algorithm is employed in proposed system, where certain optimization techniques are also employed for selecting nodes for transmission of data. The study will make use of the modified cuckoo search for the purpose of selecting the nodes. This algorithm of optimization called the modified cuckoo search algorithm is a robust and advanced version of the recently developed cuckoo search. Here, apart from the standard optimization feature found in the cuckoo search algorithm, additional feature of information exchange id is also given for the top eggs. With various experimentations [8] [9] , it has been established that the modified cuckoo search performs way better than the standard cuckoo search algorithm, particle swarm optimization as well as the differential evolution strategy. This study proposes the adoption of modified cuckoo search algorithm to carry out the optimization process because the modified cuckoo search algorithm has a great feature of showing a high convergence rate to the true global minimum in spite of high numbers of dimension in the optimization equations. This helps select the required nodes in a faster and effective way. Table 1 represents the details specification of router architecture. Internal architecture consists of five ports (input/output), arbiter block, routing block and signaling block which are shown in figure 3 . The arbiter block categorizes the flits coming from the ports. The signaling block is responsible for the generation of signaling flit to update its neighbor's routers about its current state. Also, this block collects the neighbor's routers states in an internal table which is updated in case of incoming signaling flit. These stored states are required at the header flit management during the path establishment processes. Finally, this block is cooperating with the routing block during the data flit routing. The routing block is the main block of the router. It ensures the routing processes of the different incoming flits. This block uses the wormhole technique and a Dynamic X-Y [10] routing algorithm basing on signaling information in order to find the best path for the data processes. No of virtual channel 4/port 9.
Proposed Router Architecture

S.N
Depth of virtual channel 4 flits/VC 10.
Width of the communication port 32 bits 11.
Channel width of the network 32 bits Table 1 . Specifications Details of Proposed Router § The Virtual Channel Output Queue Virtual output queue buffer system has maintained a separated queue for each output port at each input side. That's why it is called as virtual output queue buffer. In VOQ architecture input side has a separate VC has reserved for each output port. In proposed work has combinely used this buffering system with signaling block to remove the deadlock avoiding conditions.
§ Flow Control Flow control mechanism shows how efficiently the network resources have allocated. Two flow control methods are available. One is buffered flow control and another is buffer less flow control methods. Buffer less mechanism has a simpler and it more power and space efficient as compare to buffered .But the limitation are packets loss and misrouting the packets inside the network in case of congestion and conflict of resources. In that case buffered is useful. Different buffered flow control methods are available. For proposed router Credit Based flow control has preferred.
§ Credit Based Flow Control Whenever any input buffer has available a free buffer space then this information has generated in the form of the credit. This credit information then converted into the stress value of the node. If free buffer space is more than stress value is less and if free buffer space is less stress value is more. This stress value then forwarded by the singling block to neighboring router to manage the congestion condition. The crediting mechanism always works hand in hand with arbitration, providing additional information to the arbiter to come up with a more correct decision.
§ Router Arbiter Mechanism The Router Arbiter work has defined where it is responsible for forwarding the incoming packet to the desirable output port. Router arbiter takes the decision who will assign the output port form incoming requests. When there are multiple requests has generated simultaneously for a single device or channel then there is conflict. This conflict has resolved by arbitration mechanism. Round robin descending order clockwise direction mechanism has implemented here for arbitration work. The arbiter can collect the requests of packets simultaneously from the five nodes. In presented architecture Arbitration mechanism, Signaling block and Routing block has work together. Arbiter block has fully connected with all input and output port. When any packets arrived inside buffer then this information forwarded to signaling block. Signaling block also propagate this information to all neighbors routers. Physical paths are presents there for forwarding this information to other routers. This signaling path is bidirectional. Same path has used for collecting the neighboring buffer status information. Routing block always checks the status of signaling block while preparing the routing path. Then it will provide the control to arbitration mechanism. Before transferring the packets to the next hope it check the status of READY signal of output port. If it is ready then and then only packets has switched to other hope. This mechanism has removed the congestion creation probability form network. When arbiter are actually sending the packets from one node to another node it generate the CONNECT signal high. So there is no other channel try to access for same node. Arbiter completed their work when it found TAIL flit of packets .When arbiter received the last TAIL FILT it has release the CONNECT signal. So other input port can generate the request for same port. Arbitration mechanism works on 5X5 mux based architecture. § Round Robin Arbitration Mechanism Round robin arbitration method has a round robin mechanism where each port has given a priority on circular fashion in clockwise or anti-clockwise direction. Required input has generated its request to arbiter. When more than one request is there then arbiter apply the algorithm. The ascending order clockwise direction round robin algorithm used here. The highest priority request granted first then it goes at last priority level. The round robin mechanism works on time slot allotment based. In a predefine time slots it will check which ports need the service. This works on token passing mechanism. This token has continuously moved ahead. Suppose there is one port that has a heights priority own the token for request but its output port do not have a ready state then token has automatically forwarded to other higher priority node whose node is ready to share the resources. In this way it works for assigning of sharing resources. Arbiter keeps the input output resource allotment information in a 
Signaling Mechanism
Congestion in the context of NoC defines different states of network such as a node or link which carries large data, traffic gets mixed with lots of other traffic, incoming packets arrive simultaneously for the same outgoing link etc. It may degrade the network service quality because of packets are delayed and no free space available in input buffer. Lots of reasons are there for congestion occurrence. Suppose the bandwidth is not sufficient and network data traffic exceeds capacity then congestion will be created inside the network .In presented work a Signaling block introduce inside router to fight congestion problem.
The signaling block performs some major task for congestion control. It generates and forward signaling information from asynchronous flits in order to update the neighboring routers data with new traffic load states. The important work of this block is to analyze newly received signaling flits in order to update the internal routing table. The information stored in signaling table for making the routing decision. The block will be collected congestion information from neighboring port by checking status of virtual output queues. If the buffer has free space for storing packets it means no congestion is there otherwise congestion is presented. All neighboring blocks send its current status information to the signaling block through physical signaling control signal. So this signaling block has the information of all neighboring block. This is required to manage a head-flit during the path establishment process. In the signaling block, the signaling process is done by the generation of signaling flit .Singling information is nothing but the information of congestion present in neighboring router by checking the free buffer space availability of routers. Singling flits provides the congestion information of neighboring routers. Signaling block holds the neighboring routers information for routing purpose. This information is required to the header flit management for the path establishment processes. Signaling block directly connected to arbiter block and routing block. This information then forward to routing block. Routing block then decided the new route to forward the packets. It always prefers the free route where the no conjunction is presented.
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Routing Algorithm
Routing algorithm is a major factor which concerns the efficiency of the communication of NoC. DyXY provides adaptive routing based on congestion condition.
Results and Discussion
The proposed system will be implemented for simulation in the Xilinx 14.1 Simulator software package to observe the performance and analyze it. The parameters like throughput and Latency would be checked at the output to come to the agreement of the efficiency of the proposed system. The router architecture is implemented by VHDL software package to examine the performance. The QoS parameters such as throughput and latency are estimated at the output which verifies the efficiency of the proposed system. For the experimentation, injection rate of packets are considering 1 flit per node per cycle that is maximum value where working frequency is 500 MHz. The verification of results of this research work is been finalized based on the benchmarks parameters. These benchmark parameters are finalized on the basis of the existing literature survey where the working frequency is 500 MHz [11] [12] [13] . The QoS parameters are evaluated for various topologies such as 2D, Tree, Mesh, Octal, Ring and Star topology. Table 5 shows the throughput and latency results for different topologies which verify that 2D topology achieves high throughput and low latency among them.
S. N Topology
Average Latency in Clocks Average Throughput in % We have estimated the average throughput and latency for different routing algorithms with 2D mesh topology. 
Conclusion
In this paper, we have presented Virtual Output Queuing (VOQ) signaling approach based router architecture for improving the throughput and latency. The proposed router is implemented for various routing algorithms and topologies using VHDL simulation software and evaluated the performance of throughput and latency. The experimental results show that the proposed Dynamic XY (DyXY) routing algorithm with 4×4 2D network topology reduces the communication latency by 27 in clocks and throughput by 59.4% when compared to other routing algorithm such as XY, Y priority and XYX routing algorithm.
